发明名称 TIME AXIS COMPRESSION CIRCUIT
摘要 PURPOSE:To prevent a missing signal in a shift register and reduction in the S/N of the signal in compressing the time axis by adding a switch forming a feedback loop. CONSTITUTION:A switch 17 is added between a buffer amplifier 8 to which a color difference signal B-Y is applied and a shift register 9. Then an output signal of a buffer amplifier 10 connected to the shift register 9 is fed back to the shift register 9 by a feedback loop formed by the switch 17. Further, a color difference signal R-Y is given to a shift register 3 via a buffer amplifier 2, and its output is given to a switch 5 via a buffer amplifier 4. Moreover, the shift registers 3, 9 are controlled by a clock signal from a clock generating circuit 11. Since the time axis compressing circuit is formed in this way, the missing of the signal in the shift register and the reduction in the S/N of the signal are prevented in compressing the time axis.
申请公布号 JPS6052188(A) 申请公布日期 1985.03.25
申请号 JP19830160093 申请日期 1983.08.31
申请人 NIPPON VICTOR KK 发明人 SUENAGA KAZUYUKI;KUROSE NORIO
分类号 H04N9/64;H04N9/80;H04N11/08;H04N11/24 主分类号 H04N9/64
代理机构 代理人
主权项
地址