摘要 |
A digital phase sequence detector which operates completely independent of signal amplitude values to provide an output signal having a logic level indicative of which of two phasors being compared is leading. The detector develops first and second feedback signals which determine the stable state of the circuit. This feedback arrangement enables the detector to be constructed of standard integrated circuits devoid of flip-flops or other memory elements requiring a clock. The level of the output signal of the detector persists for as long as the relationship being indicated persists, eliminating the need for pulse stretchers, timers, or the like. |