发明名称 DEBUG DEVICE OF MICROPROCESSOR OR THE LIKE
摘要 PURPOSE:To detect easily an error of a program and to improve the reliability in test by recording the address of an input/output space or a memory which is accessed from a microprocessor, etc. to a program which works in real time. CONSTITUTION:When a processor 10' to be tested accesses a certain address, ''0'' is written to the storage place of a RAM50'A corresponding to said address via a data input terminal DI. Thus ''0'' is written to the RAM50'A serving as an access monitor and the address receiving no access is kept to ''1'' for the memory address receiving an access from the processor 10'. Therefore all bits of an access memory are cleared to ''1'' before the execution of a program to be tested, and the contents of the RAM50'A are checked after the execution of said program. Thus the memory address received an access is known easily since the memory address is set to ''0'' after the processor 10' executed a test program.
申请公布号 JPS6049445(A) 申请公布日期 1985.03.18
申请号 JP19830157580 申请日期 1983.08.29
申请人 INDEETA SYSTEMS KK 发明人 YAMAZAKI TAKASHI
分类号 G06F11/28;G06F11/36 主分类号 G06F11/28
代理机构 代理人
主权项
地址