发明名称 |
Cache arrangement for direct memory access block transfer |
摘要 |
A cache memory system reduces cache interference during direct memory access block write operations to main memory. A control memory within cache contains in a single location validity bits for each word in a memory block. In response to the first word transferred at the beginning of a direct memory access block write operation to main memory, all validity bits for the block are reset in a single cache cycle. Cache is thereafter free to be read by the central processor during the time that the remaining words of the block are written without the need for additional cache invalidation memory cycles.
|
申请公布号 |
US4504902(A) |
申请公布日期 |
1985.03.12 |
申请号 |
US19820361499 |
申请日期 |
1982.03.25 |
申请人 |
AT&T BELL LABORATORIES |
发明人 |
GALLAHER, LEE E.;TOY, WING N.;ZEE, BENJAMIN |
分类号 |
G06F12/08;(IPC1-7):G06F9/00;G06F9/38;G06F13/00 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|