| 摘要 |
An input gate switches one terminal of a resistance-capacitance network between an "O" and "1" condition. A resistor in this network biases another gate arrangement in such manner that an input pulse of adequate width causes a threshold of that gating arrangement to be reached and a delayed output pulse of like width produced.
|
