发明名称 SEMICONDUCTOR DEVICE AND MANUFACTURE THEREOF
摘要 PURPOSE:To perform the microminiaturization of an element and the lowering of the resistance of a wiring compatible by doping arsenic to polycrystalline silicon on an emitter in a transistor and doping either of arsenic and phosphorus or only phosphorus to polycrystalline silicon for the wiring except a section on the emitter through a self-alignment method. CONSTITUTION:A polycrystalline silicon layer 8 is formed in such a manner that non-doped polycrystalline silicon is deposited and arsenic is doped through the implantation of arsenic or polycrystalline silicon to which arsenic is doped is used. Phosphorus is diffused to the polycrystalline silicon 8 from phosphorus glass 21 through heat treatment, phosphorus is doped to the polycrystalline silicon, and polycrystalline silicon layers 8' to which phosphorus is doped are formed. Phosphorus is not doped to an emitter and the polycrystalline silicon on collector withdrawal regions 6, 7 at that time, phosphorus is not doped to an emitter region, and phosphorus can be doped to the polycrystalline silicon except a section on the emitter region in a self-alignment manner. The polycrystalline silicon is patterned, a protective oxide film 10 is shaped, and a base metallic electrode 9 is formed, thus forming a transistor.
申请公布号 JPS6020534(A) 申请公布日期 1985.02.01
申请号 JP19830127675 申请日期 1983.07.15
申请人 HITACHI SEISAKUSHO KK 发明人 YAMAZAKI KOUICHI;OKADA YUTAKA;KANEKO KENJI;OKABE TAKAHIRO
分类号 H01L23/52;H01L21/28;H01L21/3205;H01L21/331;H01L29/72;H01L29/73;H01L29/732 主分类号 H01L23/52
代理机构 代理人
主权项
地址
您可能感兴趣的专利