发明名称 VIDEO SIGNAL RECORDER
摘要 PURPOSE:To eliminate a timing shift between the luminance and color signals by setting an equal compression ratio of time axis between a horizontal synchronizing signal and the luminance signal and using clock signals of different frequencies to perform the time compression of both the luminance and color signals. CONSTITUTION:A video signal generating part 10 produces two color difference signals U and V as well as a luminance signal Y for a device which gives the time division multiplexing to both the luminance and chroma signals in a video signal through a multiplexing circuit 1 and then supplies these multiplex signals to recording parts 2-9. These signals U, V and Y are compressed by time compression circuits 20-23 and selected by a switch 30 after undergoing selection by changeover switches 24 and 25 and then addition/subtraction with prescribed signals through a subtractor circuit 28 and an adder circuit 29. In other words, the signals of the circuit 29 are delivered in periods t1-t3 and t8; the signals of the switch 25 are delivered in periods t5 and t6; and the signals of the circuit 28 are delivered in a period t7 respectively. A time compressing clock signal generating circuits 11-15 supply the 1,152-fold reading clock and 384- fold writing clock as much as the horizontal synchronizing frequency fH to compression circuits 20-23 respectively.
申请公布号 JPS6018089(A) 申请公布日期 1985.01.30
申请号 JP19830124721 申请日期 1983.07.11
申请人 HITACHI SEISAKUSHO KK 发明人 SHIBATA AKIRA;KOJIMA NOBORU;MASUI HIKARI;TERADA AKIMICHI;FUSE KENJI
分类号 H04N9/81;(IPC1-7):H04N9/81 主分类号 H04N9/81
代理机构 代理人
主权项
地址