发明名称 INSULATED GATE TYPE FET
摘要 PURPOSE:To attain a short channel without keeping a deep junction region too much close to a channel region, by forming a tapered side wall sufficiently thick. CONSTITUTION:The etching of an oxide film over the entire surface of a substrate by a reactive ion etching method enables to form the side wall 8 in the side surface of a polycrystalline Si. At this time, when the etching is carried out with the substrate inclined by an angle theta to the direction 10 of etchant infiltration and while it is rotated around the center axis 12, the thickness of the wall 8 increases because of being etched with taper in the shaded part. As a result, the deep junction region 9 comes off from the channel region, therefore punch through becomes difficult to occur, and the step part of the Si becomes gentle, resulting in the facilitation of fine Al wiring.
申请公布号 JPS604264(A) 申请公布日期 1985.01.10
申请号 JP19830112015 申请日期 1983.06.22
申请人 NIPPON DENKI KK 发明人 MIKOSHIBA KEIMEI
分类号 H01L29/78;(IPC1-7):H01L29/78 主分类号 H01L29/78
代理机构 代理人
主权项
地址