| 摘要 |
An interface circuit for a programmed controller disposed between the CPU of the programmed controller and an input/output unit includes eight Nx 1-bit RAMs with simultaneous operating switching circuits for accessing the RAMs in parallel by the input/output unit and with sequential operating selecting circuits for accessing the RAMs serially by the CPU, whereby the interfacing process is sped up. |
