发明名称 DIGITAL PROCESSING TYPE AUTOMATIC GAIN CONTROLLING CIRCUIT
摘要 PURPOSE:To set a correct signal level and to always stabilize an output signal by providing a feedback circuit consisting of an automatic gain control coefficient generating circuit and a signal level setting circuit, and a DC offset compensating circuit, and eliminating a DC offset mixed in a digital signal. CONSTITUTION:When a correct digital signal D is supplied to a signal level setting circuit 22, the signal D is turned back with regard to a contact potential O, its absolute value is taken, and its signal level Vp is outputted. This signal level Vp is supplied to the third adder 215, a difference Vth-Vp to a reference value Vth from its input terminal is outputted, also a constant (k) from its input terminal is multiplied by the first multiplier 214, k(Vth-Vp) is supplied to the second adder 213, and a cumulative value of (Vth-Vp) before the previous time accumulated in the first integrator 212 is added. Accordingly, in the first adder 211, an initial value 1.0 from its input terminal is further added, a prescribed automatic gain coefficient is generated, ant it is multiplied to the input signal D which has eliminated a DC offset of the next time, by a multiplier 1.
申请公布号 JPS59223009(A) 申请公布日期 1984.12.14
申请号 JP19830095811 申请日期 1983.06.01
申请人 FUJITSU KK;NIPPON DENSHIN DENWA KOSHA 发明人 UMIGAMI SHIGEYUKI;IHIRA KUNINOSUKE;KAKO TAKASHI;MURATA HIROYASU;JINBO YOSHIHIRO;KIMURA TADAKATSU
分类号 H03G3/20;H03G3/30;(IPC1-7):H03G3/20 主分类号 H03G3/20
代理机构 代理人
主权项
地址