发明名称 PEDESTAL LEVEL CLAMP CIRCUIT
摘要 PURPOSE:To eliminate the change in a luminance signal by using a horizontal and vertical blanking pulse to a blanking circuit and using a horizontal blanking pulse only to a pedestal clamp circuit. CONSTITUTION:The pedestal clamp circuit consists of a switch circuit by a pedestal clamp pulse from transistors (TRs) 38, 39 and a switch circuit by a horizontal blanking pulse of TRs 40, 41. The horizontal and vertical blanking pulses are applied at the same time to a terminal D, connected directly to a blanking circuit 33 so as to apply the blanking of the blanking period. Although the pulse inputted from the terminal D is divided by resistors 60, 61, a potential of nearly 1.4V is required to turn on a TR58. When a blanking pulse having a large level for the horizontal pulse and having a small level for the vertical pulse is inputted as the pulse, only the horizontal pulse is applied to the pedestal clamp circuit and the luminance change by the vertical pulse is prevented.
申请公布号 JPS59218080(A) 申请公布日期 1984.12.08
申请号 JP19830092821 申请日期 1983.05.25
申请人 MATSUSHITA DENKI SANGYO KK 发明人 ISHITANI SHIZUO;OOKAWA MITSUO;MURAKAMI HIRONORI
分类号 H04N5/18;(IPC1-7):H04N5/18 主分类号 H04N5/18
代理机构 代理人
主权项
地址