发明名称 CONTROLLER OF MOS TYPE FET
摘要 PURPOSE:To eliminate noise due to a parasitic capacitance by connecting a back gate terminal of an analog switch consisting of MOSFETs to a constant voltage source and using a positive/negative stable voltage as a control signal applied to the gate terminal. CONSTITUTION:An output of a signal processing circuit AC having a stable constant voltage source is given to the back gate of P channel PS1 and PS2 of the MOSFETs constituting the analog switch. Further, the circuit AC is connected also to one end of resistors R1, R2 increasing the gate voltage of the FETs PS1, PS2, NS1 and NS2 to a constant voltage Vc. The other end of the resistors R1, R2 is connected to a drain of the FETs NB1, NB2. The gate of the FETs NB1 and NB2 is controlled by a logic circuit CLC controlling the sequence of operation of a range finder, its drain voltage becomes a line GND potential when the FETs NB1, NB2 are turned on and reaches a potential of a line LVc when they are turned off.
申请公布号 JPS59211327(A) 申请公布日期 1984.11.30
申请号 JP19830085500 申请日期 1983.05.16
申请人 CANON KK 发明人 HARUNARI YOSHIHIRO;KANBE TAKASHI;TOKUDA RIYUUJI
分类号 H03K17/687;G01C3/08;G01C3/10;(IPC1-7):H03K17/687 主分类号 H03K17/687
代理机构 代理人
主权项
地址