发明名称 Method of memory reconfiguration for fault tolerant memory
摘要 Swapping of bits between different words of a memory is accomplished by reference to data on bad bits in the memory. This data controls address inputs to each bit in a memory word so that any word with multiple uncorrectable errors is changed to a correctable data word by placing one or more of the bad bits in the word into another word of the memory. The data is used in maintaining a list of preferred word address locations for bad bits. These preferred word locations are word addresses which contain less than a threshold level of faulty bit positions. As each faulty bit is permuted into one of these preferred word addresses, the list is updated to account for the new location of the permuted bit. Before being permuted, the actual physical memory address of a fault is used in making up the list. After permutation, the logical address of the faulty bit is used in changing the list. The process can involve categorizing of failures in accordance with type and performing algorithm operations which identify combinations of bit addresses that would result in combining the failures so that there are more errors in any memory word than would be correctable by the error correction code monitoring the memory.
申请公布号 US4485471(A) 申请公布日期 1984.11.27
申请号 US19820383640 申请日期 1982.06.01
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 SINGH, SHANKER;SINGH, VIJENDRA P.
分类号 G06F12/16;G06F11/10;G06F11/16;G11C29/00;(IPC1-7):G06F11/00;G11C13/00 主分类号 G06F12/16
代理机构 代理人
主权项
地址