发明名称 BUFFER MEMORY
摘要 PURPOSE:To improve the reliability of a buffer memory by feign-reading unnecessary data so as to attain LRC check even if only a part of data in the buffer memory is needed. CONSTITUTION:An initial value is set to a down-counter 16 from a control section 2 via a signal line 19 and then, the counter 16 is counted down at each read of 1 byte of data from the buffer memory 1. The output signal 20 of the counter 16 is zero until the count value reaches ''0'' and is ''1'' at the point of time of count end, a corrected data 12 being an output of an ECC5 checking and correcting a read data 10 cannot pass through a gate 17 until the counter 16 reaches ''0''. Thus, all data are read and the required data only are fed to an external path 18 and all the data are fed to the LRC6, where the LRC check is conducted.
申请公布号 JPS59202564(A) 申请公布日期 1984.11.16
申请号 JP19830076111 申请日期 1983.05.02
申请人 HITACHI SEISAKUSHO KK 发明人 KUNO KIYOSHI;KUBOTA KENJI;UMEI YUUJI
分类号 G06F3/06;G06F5/12;G06F11/10 主分类号 G06F3/06
代理机构 代理人
主权项
地址