发明名称 A method of fabricating integrated circuit structures using replica patterning.
摘要 <p> A method of defining narrow regions in an underlying integrated circuit structure includes the steps of depositing a first layer of material 12 having selected etching characteristics on the underlying integrated circuit structure, depositing a second layer of material 13 having etching characteristics different from the first layer 12 on the first layer 12, anisotropically etching the first layer 12 and the second layer 13 from all of the underlying integrated circuit structure 10 except for a desired region having a periphery which includes the narrow region, forming a coating 15 of smoothing material over all of the underlying integrated circuit structure 10 except for the first layer 12, and isotropically etching the first layer 12 to remove it from the surface of the underlying integrated circuit structure 10 to thereby define the narrow region. Use of the process to fabricate a compact bipolar transistor structure is also disclosed.</p>
申请公布号 EP0125174(A2) 申请公布日期 1984.11.14
申请号 EP19840400874 申请日期 1984.05.02
申请人 FAIRCHILD SEMICONDUCTOR CORPORATION 发明人 BERRY, ROBERT L.
分类号 H01L21/306;H01L21/033;H01L21/302;H01L21/3065;H01L21/331;H01L29/73;H01L29/732;(IPC1-7):01L21/00 主分类号 H01L21/306
代理机构 代理人
主权项
地址