Integrated memory circuit of a series-parallel-series type.

摘要

In a series-parallel-series memory circuit (3) which requires a write clock signal (at 19), a transfer clock signal (at 25) and a read clock signal (at 31), it is sufficient, because a clock signal processing circuit (23) is provided to apply only two clock signals (to 33 and 35). Using a gate circuit (41), it is possible to obtain from one clock signal (applied to 35) additional information which is provided by means of pulse duration variation. For adapting the time delay of the memory circuit (Figure 1).