发明名称 Address indication circuit capable of relatively shifting channel addresses relative to memory addresses.
摘要 <p>in an address indication circuit for use in indicating memory addresses of a random access memory to provide delays necessary for successive channels, channel addresses are determined relative to the memory addresses by assigning a reference number to a leading one of the channels and by successively accumulating the reference number and numbers determined for the delays to decide results of accumulation as the remaining channel addresses. The respective channel addresses are stored in a read-only memory (80) and added by an adder (83) to a base address variable at every time interval to provide memory addresses. When the memory addresses are equal in number to a preselected number, the base address may be produced by a counter (81) carrying out operation between zero and the preselected number less one. The adder adds the reference number to the base address modulo the preselected number.</p>
申请公布号 EP0123322(A2) 申请公布日期 1984.10.31
申请号 EP19840104700 申请日期 1984.04.26
申请人 NEC CORPORATION 发明人 TOMIMITSU, YASUHARU
分类号 G11B20/12;G11B20/18;(IPC1-7):11B5/09 主分类号 G11B20/12
代理机构 代理人
主权项
地址