发明名称 MANUFACTURE OF COMPLEMENTARY MOS SEMICONDUCTOR DEVICE
摘要 PURPOSE:To enable to effectively prevent a latchup phenomenon by electrically insulating and isolating a well region via an SiO2 layer, thereby eliminating the production of a parasitic bipolar transistor structure. CONSTITUTION:An SiO2 layer 6 is formed on an N type semiconductor substrate 1, an N type epitaxial layer 7 is grown, and an SiO2 film 8 and SiO3N4 film 9 are formed. The first film 11 and the second film 12 remain by selective etching. The layer 7 is formed as an SiO2 layer 13 by oxidizing, and the insulated and isolated remaining epitaxial layer 7 is formed under the first film 11. Boron ions are implanted as a P type well region 14, the seource and drain region 15 of an N type MOS transistor, and the source and drain region 16 of a P type MOS transistor are formed, and gate insulating films 17, 18 and gate electrodes 19, 20 are formed.
申请公布号 JPS59188161(A) 申请公布日期 1984.10.25
申请号 JP19830060869 申请日期 1983.04.08
申请人 OKI DENKI KOGYO KK 发明人 MURAKAMI NORIO
分类号 H01L27/08;H01L21/8238;H01L27/12;H01L29/78 主分类号 H01L27/08
代理机构 代理人
主权项
地址