发明名称 SEMICONDUCTOR CIRCUIT
摘要 PURPOSE:To quicken the leading and to avoid much deterioration of the degree of circuit integration by combining an N-N type output buffer and a P-N type output buffer and using transistors (TR) at the pull-down side in common use for the both. CONSTITUTION:A P-channel MOS TR Q1 and an N-channel MOS TR Q2 constitute the P-N type output buffer and CMOS inverters Q3, Q4 and N-channel MOS TRs Q5, Q2 constitute the N-N type output buffer and the TR Q2 is used in common for the both. The N-channel MOS TR Q5 having a large driving capability at the leading drives an output terminal load circuit and the beta of the TR Q5 decreases as the level of an output terminal OUT is increased to decrease the drive capability, the P-channel MOS TR Q1 drives the load circuit at this point of time to boost the level of the output terminal OUT up to a voltage Vcc.
申请公布号 JPS6238615(A) 申请公布日期 1987.02.19
申请号 JP19850178957 申请日期 1985.08.14
申请人 FUJITSU LTD 发明人 ADACHI KAZUHIRO
分类号 H01L27/092;H01L21/8238;H03K19/017;H03K19/0175;H03K19/0948 主分类号 H01L27/092
代理机构 代理人
主权项
地址