发明名称 SYSTEM FOR RESETTING INFORMATION PROCESSING SYSTEM
摘要 PURPOSE:To prevent the generation of an incorrect block, by making an information processing system respond to a monitoring processor when the processor informs of a reset request, an executing processor judges a specific internal condition in response to the information and informs of reset approval, and executes the reset. CONSTITUTION:When the reset start button 220 of a monitoring processor SVP 2 is depressed, its information is supplied to a processor section 21. Then a system reset request command is sent to an input-output controlling processor IOP 1-2 which is an executing processor 1, etc. This command is decoded as a reset request RSTRQ at the inside. Upong receiving the RSTRQ, a processor section 11 stops its internal program after waiting the termination of the writing operation of a device, when the device makes the writing operation. By receiving the response of a state read command, the SVP2 judges the stoppage of the microprogram. When stoppage of all parts is judged, a system reset signal is sent and supplied to the resetting circuit of each executing processor 1, and thus, the reset of the system is performed.
申请公布号 JPS59174923(A) 申请公布日期 1984.10.03
申请号 JP19830049874 申请日期 1983.03.25
申请人 NIPPON DENKI KK 发明人 TSURUYA HIROSHI
分类号 G06F11/14;G06F1/00;G06F1/24;G06F11/30 主分类号 G06F11/14
代理机构 代理人
主权项
地址