发明名称 Error correcting code processing system
摘要 A high speed code processing system for error correcting code is disclosed. It uses bit parallel residue generation for cyclic codes. This minimizes the time delay for cyclic code processing. Residue generation of the bit string is accomplished by processing multiple bits in each clock time instead of the conventional bit-by-bit implementation. Thus, the checkword calculation and the syndrome calculation are accomplished at a significantly higher speed than the conventional shift register approach to provide a system capable of on-line residue generation.
申请公布号 US4473902(A) 申请公布日期 1984.09.25
申请号 US19820370766 申请日期 1982.04.22
申请人 SPERRT CORPORATION 发明人 CHEN, CHUNGHO
分类号 G06F11/10;G06F12/16;H03M13/00;H03M13/15;(IPC1-7):G06F11/08 主分类号 G06F11/10
代理机构 代理人
主权项
地址