发明名称 CIRCUIT TEST SYSTEM FOR FULL DUPLEX COMMUNICATION SYSTEM
摘要 PURPOSE:To perform a circuit test without receiving limitation of the circuit distance by adding a switch means, a DC power supply for circuit test, an oscillator, a selection detecting means and a BPF or a code converter to each reproduction repeater. CONSTITUTION:The reproduction repeaters 6 and 7 contain relays RL1 and RL2, DC power supplies 6a and 7a, oscillators 6b and 7b, selection detecting relays 6c and 7c, and BPFs or code converters FL0-FL2 respectively. Both repeaters form a loop circuit including BPFs or code converters with the reproduction repeaters of the next stage by the functions of relays RL1 and RL2. At the same time, the loop circuit is connected to the DC power supply and the relay of the reproduction repeater of the next stage. The outputs of the oscillators 6b and 7b of the preceding stage are returned by a loop formed to the reproduction repeater of the next stage. Then the selection detecting relay detects the presence or absence of the returned signal.
申请公布号 JPS59165531(A) 申请公布日期 1984.09.18
申请号 JP19830039506 申请日期 1983.03.09
申请人 FUJITSU KK 发明人 HASHIMOTO KENICHI;SUDOU MAKOTO;IYOTA TOSHIO;TAKEUCHI HIROYUKI;MORIMOTO AKIO
分类号 H04B3/46;H04B17/02 主分类号 H04B3/46
代理机构 代理人
主权项
地址