发明名称 DEVICE FOR GENERATING TEST SIGNAL
摘要 PURPOSE:To test both reproducing and error correcting functions with a minimum memory function by forming a digital signal whose missing length is controlled from each ROM for a voice signal, a synchronizing signal and a control signal. CONSTITUTION:The ROM15 for control data signal is provided additionally in addition to the ROM13 for synchronizing signal and voice signal. A signal read from the ROMs 13, 15 is synthesized by a control signal generated from the combination of decoders 17-19 for generating control signal and a control signal generating circuit 20 to form a prescribed output signal for test. The operation of the circuit 20 is started by a reset input signal and stopped by a control clock input signal, and generates a signal of the mode of optional K bits, allowing to form a digital signal controlled into an optional missing length as a signal changeover timing of the ROMs 13, 15 and a pseudo error signal in the mode with maximum 2<k> kinds.
申请公布号 JPS59163934(A) 申请公布日期 1984.09.17
申请号 JP19830037649 申请日期 1983.03.08
申请人 MATSUSHITA DENKI SANGYO KK 发明人 YAGISHITA CHIYOU;TANAKA KEISUKE
分类号 H04L1/24;G11B5/09;G11B20/18;H04L1/20 主分类号 H04L1/24
代理机构 代理人
主权项
地址