发明名称 CIRCUIT FOR GENERATING SUM OR DIFFERENCE FREQUENCY SIGNAL
摘要 PURPOSE:To suppress an unnecessary signal component almost without requiring an adjusting means by using a differential amplifier for a phase shifter and a multiplier. CONSTITUTION:An input signal source 1 in frequency f1 is connected to input terminal of differential amplifiers 11, 12. An input signal source in frequency f2 is connected to the input terminal of differential amplifier 13, 14. The differential amplifiers 11, 12 have a phase shift circuit comprising resistors and capacitors, which generates currents i1, i2 having different phase from each other by 90 deg.. The current i1 is applied also to the multiplier 19. The current i2 is fed to the multiplier 20. Currents i3, i4 having different phase by 90 deg. are generated also from the differential amplifiers 13, 14. The currents i3, i4 are applied to the multipliers 19, 20. Multiplied outputs i1.i2 and i3.i4 of the currents i1-i4 applied from the differential amplifiers 11-14 are extracted as an output current of the multipliers 19, 20. It goes without saying that the multipliers consist of the differential amplifiers.
申请公布号 JPS59152705(A) 申请公布日期 1984.08.31
申请号 JP19830025814 申请日期 1983.02.18
申请人 SONY KK 发明人 YAMAGIWA KAZUO
分类号 H03C1/60;H03B21/00;H03D7/14;H03D7/18 主分类号 H03C1/60
代理机构 代理人
主权项
地址