发明名称 DISPLAY SYSTEM OF AREA TO BE ERASED
摘要 <p>PURPOSE:To erase easily even a minute boundary part, by displaying a cursor according with the size of an eraser to find the boundary of a part to be erased. CONSTITUTION:When data is written with a pen P, a switch SW selects the output of a cursor generator KPG1 by an erase/write indicating signal. A segment is written in a frame memory FM from an erase area/write segment generating circuit PG. Meanwhile, when data is erased by an eraser IL, the switch SW selects the output of a cursor generator KPG2 by the erase/write indicating signal, and data in the frame memory FM is erased by the erase area/write segment generating circuit PG. A round cursor pattern is generated from the cursor generator KPG2 if the eraser is round.</p>
申请公布号 JPS59133636(A) 申请公布日期 1984.08.01
申请号 JP19830007069 申请日期 1983.01.19
申请人 FUJITSU KK 发明人 SATOU HITOSHI
分类号 G06F3/037;G06F3/041;G06T11/80;G09G5/00;G09G5/32;G09G5/36 主分类号 G06F3/037
代理机构 代理人
主权项
地址
您可能感兴趣的专利