发明名称 Cache memory using a lowest priority replacement circuit
摘要 A data processing system having a processor, main memory, and a cache memory system which implements the least recently used replacement algorithm in replacing cache memory words with main memory words. The cache memory system is comprised of a cache control circuit and a plurality of cache memories. Each cache memory stores cache memory words having a similar time usage history. The first cache memmory stores cache memory words which are more recently used than the cache memory words in the second cache memory, and the second cache memory stores cache memory words which are more recently used than the cache memory words in the third cache memory. When a main memory word must be transferred to the cache memory, the main memory word is stored in the first memory; and the first cache memory's least recently used cache memory word is stored in the second cache memory. The least recently used cache memory word from the second cache memory is stored in the third cache memory. These operations maintain the proper time usage history of the cache memories.
申请公布号 US4458310(A) 申请公布日期 1984.07.03
申请号 US19810307857 申请日期 1981.10.02
申请人 AT&T BELL LABORATORIES 发明人 CHANG, SHIH-JEH
分类号 G06F13/00;G06F12/08;G06F12/12;(IPC1-7):G06F13/00 主分类号 G06F13/00
代理机构 代理人
主权项
地址