发明名称 SYSTEM FOR TREATMENT OF SINGLE BIT ERROR IN BUFFER STORAGE UNIT
摘要 In a data processing device comprising a main storage unit, a buffer storage unit, and an error check and correction circuit, when data held in the buffer storage unit contains a single-bit error, the data containing the single-bit error is moved out from the buffer storage unit by generating a predetermined number of addresses having the same number (memory sector) as the data containing the single-bit error. The data is then corrected by the error check and correction circuit, and the corrected data is stored in the main storage unit.
申请公布号 AU2050083(A) 申请公布日期 1984.06.28
申请号 AU19830020500 申请日期 1983.10.24
申请人 FUJITSU LTD. 发明人 TOSHIO MATSUMOTO;MOTOKAZU KATO
分类号 G06F12/16;G06F11/10;G06F12/08;G11C29/00 主分类号 G06F12/16
代理机构 代理人
主权项
地址