发明名称 |
Signal processor for plural frequency detection and tracking over predetermined range of frequencies |
摘要 |
A signal processor circuit including a plurality of similar cascaded stages, each of which is capable of locking onto and tracking a different frequency of a multiple-frequency composite signal applied to the processor. Each of the stages may comprise a frequency locked loop plus a variable frequency stop, wherein the tuning of the variable frequency stop tracks the output of the frequency locked loop. The variable frequency stop circuit passes the non-locked components to the next similar stage which locks onto one of the remaining components.
|
申请公布号 |
US4453137(A) |
申请公布日期 |
1984.06.05 |
申请号 |
US19820345993 |
申请日期 |
1982.02.05 |
申请人 |
THE UNITED STATES OF AMERICA AS REPRESENTED BY THE SECRETARY OF THE ARMY |
发明人 |
RITTENBACH, OTTO E. |
分类号 |
H03H11/34;H03L7/07;H04B1/10;(IPC1-7):H03H11/04;H03L7/06 |
主分类号 |
H03H11/34 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|