发明名称 CLOCK CIRCUIT
摘要 <p>Clocking circuitry for providing clocking signals in accordance with a preprogrammed sequence of rates. An addressable memory is included having data defining such rates with a voltage controlled oscillator (VCO) controlled via data from the addressable memory. An address producing means is controlled by the clocking signals of the VCO to provide an address signal for the memory in response to each clocking signal. The clocking circuitry is used with a moving mirror for a laser printer apparatus, the mirror having a known repetitive movement which is used in establishing the preprogrammed sequence of rates.</p>
申请公布号 JPS5994964(A) 申请公布日期 1984.05.31
申请号 JP19830189438 申请日期 1983.10.12
申请人 MINNESOTA MINING & MFG CO 发明人 DEBITSUDO YAKOBU SUKUUN
分类号 G02B26/10;G06F1/08;G06K15/12;H04N1/04;H04N1/23 主分类号 G02B26/10
代理机构 代理人
主权项
地址