| 摘要 |
An optimum acceleration deceleration circuit for stepper motors wherein an error signal is fed to a rate limiter circuit which generates a speed output voltage. The speed output voltage is fed back to the rate limiter circuit through a non-linear gain amplifier and summing amps.
|
