发明名称 Logic state analyzer with time and event count measurement between states
摘要 A logic state analyzer monitors the ongoing succession of states occurring in a collection of digital signals, and stores in a memory either all such states or a selected subset thereof meeting certain qualification criteria. The oldest stored states are overwritten as the newest states are stored. Upon recognition of some trigger condition the logic state analyzer will subsequently store a preselected number of additional states, the collectivity of which may be termed the captured trace. The utility of such a trace in a logic state analyzer is enhanced by equipping the analyzer with a counting mechanism selectively responsive to a high speed clock signal or a programmable state detector. In the former case the counter operates as a timer whose value may represent either the elapsed time between consecutive states in the trace or between each state in the trace and an origin along a time axis. In the latter case the user identifies a state or event of interest and the counter records the number of times that state occurs between the stored states of the trace. In both cases the values of the times or event counts are stored as part of the trace and are displayed in correlated relation to the state data therein.
申请公布号 US4445192(A) 申请公布日期 1984.04.24
申请号 US19830459425 申请日期 1983.01.20
申请人 HEWLETT-PACKARD COMPANY 发明人 HAAG, GEORGE A.;FOGG, O. DOUGLAS;GREENLEY, GORDON A.;SHEPARD, STEVE A.;TERRY, F. DUNCAN
分类号 G06F11/34;G06F17/40;(IPC1-7):G06F3/14;G06F7/00 主分类号 G06F11/34
代理机构 代理人
主权项
地址