发明名称 FREQUENCY DIVIDING CIRCUIT
摘要 PURPOSE:To reduce a delay time and power consumption by constituting a titled circuit with a small number of elements. CONSTITUTION:Gate circuits G1-G17 have I<2>L constitution. Out of these gates, the gates G1-G9 constitute a T type flipflop circuit generating outputs reverse to each other at A and A' in 1/2 frequency of an input signal. One output of the flipflop circuit has two inputs and supplied to the 1st R.S flipflop consisting of the gates G10-G13 generating outputs reverse to each other at B and B' in 1/2 frequency and the other output is supplied to the 2nd R.S flipflop consisting the gates G14-G17 and having the same constitution as the 1st flipflop. The output of the 1st R.S flipflop is supplied to the 2nd flipflop at the same phase and the output of the 2nd flipflop is supplied to the 1st flipflop at the reverse phase.
申请公布号 JPS5970024(A) 申请公布日期 1984.04.20
申请号 JP19820180242 申请日期 1982.10.14
申请人 NIPPON DENKI KK 发明人 TAMEGAYA YUKIO
分类号 H03K23/52;H03K23/00;H03K23/58 主分类号 H03K23/52
代理机构 代理人
主权项
地址