| 摘要 |
<p>A photolithographic method for fabricating thin film transistors and thin film transistor arrays in which the contamination vulnerable semi-conductor-insulator interfaces are formed in a single vacuum pump-down operation. To minimize step coverage problems, quasi-planar construction is employed to provide a planar substructure for receipt of the deposited thin semiconductor layer.</p> |
