A logic system is provided for accommodating the exchange of information between two or more communication busses of a data processing system, wherein plural central processing units and plural memory units on independent communication busses may have same logic addresses. Memory and CPU addresses are translated at the bus rate through a multiplicity of flexible address translation ranges to enable a data processing unit on one communication bus to access an apparent contiguous range of addresses encompassing all data processing units on all communication busses.
申请公布号
US4433376(A)
申请公布日期
1984.02.21
申请号
US19800216600
申请日期
1980.12.15
申请人
HONEYWELL INFORMATION SYSTEMS INC.
发明人
LOMBARDO, JR., RALPH M.;BRADLEY, JOHN J.;BRUCE, KENNETH E.;CONWAY, JOHN W.;O'KEEFE, DAVID B.;TARBOX, BRUCE H.