发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT
摘要 <p>PURPOSE:To prevent a malfunction of an IC, by shifting the input power supply voltage by a prescribed level after transmitting the voltage through a level shifting circuit and generating a reset signal when the output voltage is less than the threshold value of a logical circuit. CONSTITUTION:A level shifting circuit of an IC10' consists of an nMOS transistor TR11 forming a source follower and MOS diodes 12 and 13 which shift an input signal. Then this level shifting circuit shift the level of the input signal by 3VTHn (threshold voltage of nMOSTR). The voltage applied to an nMOS inverter 14 is set at Vs owing to the level shifting circuit. A PMOSTR of a Schmitt trigger is turned on during a rise of the power supply voltage and at a time point tA when the value of VS is turned to V1. Then an nMOSTR of the Schmitt trigger is turned on during a fall of the power supply voltage and at a time point tB when the value of MS is set at V2. In such a way, a reset signal is assuredly generated.</p>
申请公布号 JPS5932024(A) 申请公布日期 1984.02.21
申请号 JP19820141512 申请日期 1982.08.13
申请人 HITACHI SEISAKUSHO KK 发明人 SUGIE MAMORU;TOYOOKA TAKASHI;AOKI HIROKAZU;YOSHIDA KAZUTOSHI;CHIBA SHINSAKU
分类号 G11C11/14;G06F1/24;H03K17/22 主分类号 G11C11/14
代理机构 代理人
主权项
地址