发明名称 TIMING CIRCUIT FOR PROVIDING LINEAR TIMING PERIODS
摘要 An electronic timing circuit for generating linear timing periods by providing a constant current discharge path from a storage capacitor. A storage capacitor is charged through a gating transistor to a preset level. The gating transistor is then turned off, and the capacitor discharges through the serial arrangement of a field-effect transistor and a resistor. The field-effect transistor is self-biased such that the current flow from the capacitor through the transistor to the resistor is constant with respect to time. This is accomplished by varying the impedance of the transistor proportionately to the charge on the storage capacitor. The potential at the junction of the field-effect transistor and the resistor is detected by a high input impedance device which drives an output circuit.
申请公布号 US3693031(A) 申请公布日期 1972.09.19
申请号 USD3693031 申请日期 1971.04.21
申请人 GENERAL TIME CORP. 发明人 FAVRE E. EATON
分类号 H03K17/28;(IPC1-7):H03K17/26 主分类号 H03K17/28
代理机构 代理人
主权项
地址