发明名称 GATE SIGNAL GENERATOR
摘要 PURPOSE:To eliminate the effect of temperature even with no adjustment, by generating a gate signal with a digital counter and using a clock signal used for the digital counter in common for a reference signal of a servo circuit. CONSTITUTION:An output level of the digital counter 38 goes to L0, when it counts n2(=tau2/fCP, where fCP is clock frequency) sets of clocks. The tau2 is selected between H/2-H, where H is the horizontal scanning period. Then, there exists an equalizing pulse at the vertical synchronizing section, a set input is impressed before the count is finished and the counter output keeps Hi. The output of the counter 38 is applied to a counter 39 and an output of the counter 39 is inverted at an inverter 40, then a gate signal is obtained. Since the output of the reference clock signal generating circuit for servo is used in common for the clock signal, the oscillating circuit is not especially required for the provision.
申请公布号 JPS5922494(A) 申请公布日期 1984.02.04
申请号 JP19820130308 申请日期 1982.07.28
申请人 HITACHI SEISAKUSHO KK 发明人 KAWAMURA KOUTAROU;KODAMA KOUJI
分类号 H04N9/86;H04N5/14 主分类号 H04N9/86
代理机构 代理人
主权项
地址