| 摘要 |
<p>A four-state ROM cell (10) is improved by providing a tapered potential gate area (26) between a source region (30) and a drain region (28) which allows for the effective gate width to be increased and the gate length to be decreased for each succeedingly higher gain state with a single program mask at the polysilicon gate deposition stage. </p> |
