发明名称 BUFFER CIRCUIT
摘要 PURPOSE:To obtain a circuit of high speed and low power consumption by combining bipolar and CMOS transistors(TRs) to constitute a noninverting type composite buffer circuit. CONSTITUTION:N-channel MOSTRs QM1, QM2, P-channel MOSTRs QM2, QM3 and NPN bipolar TRs QB1, QB2 are provided. When both inputs and outputs are at high potential, the TR sQM2, QM3 are turned off and the TRs QM1, QM2 are turned on. Thus, the TRQB2 turns off and a load of an output OUT is capacitive, then the TRQM1 turns off. When the output OUT goes to a low potential, since no base current is applied from the output OUT to the TRQB2, the TRQB2 turns off and no current flows to the TRQB1. As far as the input/ output remains at high or low potentials, only the leakage current flows and the power consumption is almost zero.
申请公布号 JPS598431(A) 申请公布日期 1984.01.17
申请号 JP19820116771 申请日期 1982.07.07
申请人 HITACHI SEISAKUSHO KK 发明人 HONMA NORIYUKI;HIGUCHI HISAYUKI
分类号 H03K19/08;H03K19/018;H03K19/0944 主分类号 H03K19/08
代理机构 代理人
主权项
地址