发明名称 Hardware implementation of 2 line/11 element predictor
摘要 A predictor bit pattern comprising selected bits of the current and previous raster scan lines and a method of predicting a plurality of bits per clock are disposed. Generally, a predictor is used prior to the encoding of data to increase the compression. The current bit in a bit stream is compared to the predicted value and a one is output when the two values are not equal. An efficient predictor will reduce the number of ones in a bit stream, which increases the zero run lengths and increases the efficiency of a run length encoding system. The described bit pattern contains bits close to the current bit to efficiently predict text data, bits distant from the current bit to efficiently predict halftone data, and ignores a plurality of intermediate bits to reduce hardware costs. A two step process is also described to allow a plurality of bits to be predicted in parallel. A circuit for performing this process comprises a buffer for storing the previous and current line data, two registers for holding the previous and current line prediction data patterns and two PROMs for performing the two step prediction.
申请公布号 US4425582(A) 申请公布日期 1984.01.10
申请号 US19810293815 申请日期 1981.08.17
申请人 XEROX CORPORATION 发明人 KADAKIA, VINOD K.;JONES, GLEN D.
分类号 G06T9/00;H04N1/41;H04N1/417;(IPC1-7):H04N1/41;H03K13/24 主分类号 G06T9/00
代理机构 代理人
主权项
地址