发明名称 Synchronizing circuit for detecting and interpolating sync signals contained in digital signal.
摘要 <p>A synchronous circuit comprises a sync signal detecting circuit (3) connected to receive a digital signal with a plurality of frames each consisting of N bits and containing a frame sync signal to detect the sync signal in each frame, and a sync protecting circuit (5, 6, 8) for producing a sync control signal synchronized with the detection of the sync signal and interpolating the sync control signal every frame when the sync signal is not detected. The sync protecting circuit has a counter (7) for counting the number of frames in which the sync signals are not detected. A circuit (10, 11, 12, 13) is provided to quickly synchronize the sync protecting circuit with the detection of the sync signal by the sync signal detecting circuit in a case where noise is output from the sync signal detecting circuit and then a sync signal is detected after a given value has been counted by the counter (7).</p>
申请公布号 EP0096885(A1) 申请公布日期 1983.12.28
申请号 EP19830105807 申请日期 1983.06.14
申请人 TOKYO SHIBAURA DENKI KABUSHIKI KAISHA 发明人 INAGAWA, JUN;NAGUMO, MASAHIDE;KOJIMA, TADASHI
分类号 G11B5/09;G11B20/10;G11B20/14;G11B27/30;(IPC1-7):11B7/00 主分类号 G11B5/09
代理机构 代理人
主权项
地址