发明名称 |
Interlaced programmable logic array having shared elements. |
摘要 |
<p>A programmable PLA circuit in which an interlaced AND/OR array (30, 32, 34) is provided which has both common input (16) and common output lines (36). Separate AND and OR functions are generated during two different timing intervals (D1, D2) such that both of the logical arrays can physically share input and output circuit elements. A binary adder is described in which pairs of array output lines are applied to the same Exclusive-NOR circuits (40) during the two time intervals to provide the Exclusive-NOR of product terms during the AND array time interval (D1) and to provide the Exclusive-NOR of sums of product terms or the sum of the Exclusive-NOR of product terms during the second time interval (D2).</p> |
申请公布号 |
EP0096225(A2) |
申请公布日期 |
1983.12.21 |
申请号 |
EP19830104486 |
申请日期 |
1983.05.06 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
KALTER, HOWARD LEO;WIEDMAN, FRANCIS WALTER |
分类号 |
G06F7/00;G06F7/50;G06F7/505;H03K19/096;H03K19/177;(IPC1-7):03K19/177 |
主分类号 |
G06F7/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|