发明名称 |
Microprocessor architecture for improved chip testability |
摘要 |
An improved architecture for a single chip microprocessor CPU includes provision for directly observing at its terminals the control signals from its instruction decoder to facilitate functional testing of the chip. The CPU, upon receiving a command signal transfers the signals on the control lines of its instruction decoder to its output terminals. In one embodiment of the invention the command signal is applied to the CPU chip at a designated input terminal. In another embodiment, the command signal is applied through a special instruction. The improvements permit increased functional test fault coverage and shorter test programs.
|
申请公布号 |
US4422141(A) |
申请公布日期 |
1983.12.20 |
申请号 |
US19790061741 |
申请日期 |
1979.07.30 |
申请人 |
BELL TELEPHONE LABORATORIES, INCORPORATED |
发明人 |
SHOJI, MASAKAZU |
分类号 |
G06F7/00;G06F11/22;G06F11/267;G06F15/78;(IPC1-7):G06F3/00;G06F11/00 |
主分类号 |
G06F7/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|