发明名称 PRUEFVERFAHREN ZUR ERKENNUNG FEHLERHAFTER SPEICHERZELLEN IN EINEM PROGRAMMIERBAREN HALBLEITERGERAET.
摘要 For testing unwritten-in field programmable memory cells, some specified written-in cells have been previously provided in the semiconductor device. In the first method, while a readout circuit, which reads datum written in the memory cell, is enabled, addressing-signals selecting the memory cell are switched from the written-in cell to a unwritten-in cell to be tested. Then, the voltage of the bit line operatively connected to the selected unwritten-in cell starts to rise gradually to that of the unwritten-in cell. The delay of this rising voltage, after the moment of the address-switching, is detected by the voltage level at a predetermined time, or by the time when this rising voltage reaches a predetermined threshold level. This delay corresponds to the degradation of the cell by leakage. In the second method, while the readout circuit is disabled, the addressing signals are switched from selecting written-in cell to selecting an unwritten-in cell to be tested, and then the readout circuit is enabled. The delay of the rising bit voltage is detected in the same way as those of the first method, but the time is measured from the moment at which the "enable" signal is applied. These delays can be also detected at the output terminal of the readout circuit.
申请公布号 DE3682732(D1) 申请公布日期 1992.01.16
申请号 DE19863682732 申请日期 1986.09.09
申请人 FUJITSU LTD., KAWASAKI, KANAGAWA, JP 发明人 FUKUSHIMA, TOSHITAKA, YOKOHAMA-SHI KANAGAWA 225, JP
分类号 G11C17/00;G11C29/00;G11C29/04;G11C29/24;G11C29/50;(IPC1-7):G11C29/00 主分类号 G11C17/00
代理机构 代理人
主权项
地址