发明名称 SERIAL DATA TRANSMITTING CIRCUIT
摘要 PURPOSE:To prevent a transmitting circuit from malfunctioning, by adding two flip-flops, an inverter, and a 3-input AND gate. CONSTITUTION:An input signal Si is applied to a flip-flop 1, which is operated by a clock signal CL; and a flip-flop 2 is also operated similarly and their outputs Q1 and Q2 are applied to a latch circut 3 to be latched by a latch signal S1, transmitting them to output termnals C01 and C02. In this case, the output of a flip-flop 4 is inverted by an inverter 6 and applied to the 3-input AND gate 7 together with the outpt Q4 of the flip-flop 4 and the latch signal S1; and the latch signal 3 is put in operation by the output of the AND gate 7 to hold the last data even when the clock signal CL contains chattering or noise components, preventing the malfunction.
申请公布号 JPS58196724(A) 申请公布日期 1983.11.16
申请号 JP19820081989 申请日期 1982.05.12
申请人 MITSUBISHI DENKI KK 发明人 OOTANI MASAKI
分类号 H03M9/00;H04L25/40 主分类号 H03M9/00
代理机构 代理人
主权项
地址