发明名称 PROCESSOR CIRCUIT
摘要 PURPOSE:To shorten processing time, by providing a multiplexer and inputting the digital output of an A/D converter to a digital function circuit selectively. CONSTITUTION:An input voltage Vx is supplied to a successive comparison type A/D converter ADC, whose conversion bits are outputted from its output terminals to the most significant digit bit successively. The output bits are selected by the multiplexer (MUX) which operates synchronously with the successive output operation and inputted to the digital arithmetic circuit 20 at every time to be processed with other digital data Y. The arithmetic circuit 20 stores the arithmetic result in an internal register and outputs the arithmetic result to a register Z on the arithmetic of a series of input data, thus completing the processing of the input voltage Vx. Consequently, the A/D conversion bits outputted successively are processed even during the A/D conversion of the voltage Vx, so the total processing time is shortened.
申请公布号 JPS58195980(A) 申请公布日期 1983.11.15
申请号 JP19820078273 申请日期 1982.05.12
申请人 HITACHI SEISAKUSHO KK 发明人 TSUKADA TOSHIROU
分类号 H03M1/12;G06J1/00 主分类号 H03M1/12
代理机构 代理人
主权项
地址