发明名称 Video signal display system - has image memory holding image data for scanning and reading at controlled rate
摘要 <p>The information processing circuit includes a source of data - for example a keyboard and processor, connected by an interface to a further processor managing operation of the installation. This processor communicates with an image memory receiving information to provide a video display signal. A video signal generator comprises an address scanning circuit controlling the sequential reading of memory zones containing the information to display a symbol. Vertical and horizontal speed scanning circuits control the rate of scanning of the address locations, and a synchronous mixer provides the resulting video signal.</p>
申请公布号 FR2526196(A1) 申请公布日期 1983.11.04
申请号 FR19820007342 申请日期 1982.04.28
申请人 ETUDES APPLIC TECH 发明人 DIMITRI PAPAIOANNOU
分类号 G06K15/10;G09G5/26;(IPC1-7):09G3/02;06K15/00 主分类号 G06K15/10
代理机构 代理人
主权项
地址