发明名称 PHASE-LOCKED LOOP FREQUENCY SYNTHESIZER
摘要 PURPOSE:To detect an NRZI signal accurately, by controlling a charge pump by signals obtained by differentiating the NRZI signal and the output signal of an oscillator, respectively. CONSTITUTION:The NRZI signal detected from a digital audio disk is inputted to a circuit 10 to detect its rising and falling points. The output signal of the voltage-controlled oscillator is inputted to a terminal 20a of a phase comparing circuit 13. The phase comparing circuit 13 has differentiating circuits 22 and 23 for differentiating signals from terminals 20a and 20b. When output pulses of the differentiating circuits and the signals from the terminals 20a and 20b are present concurrently, flip-flops 30 and 31 are set and reset. By the output of the flip-flop 30, the charge pump outputs ''0'' and by the output of the flip-flop 31, it outputs ''1'' to control the voltage-controlled oscillator, generating a synchronizing signal.
申请公布号 JPS58164326(A) 申请公布日期 1983.09.29
申请号 JP19820047854 申请日期 1982.03.24
申请人 FUJITSU TEN KK 发明人 SUZUKI KEIICHI;FUKUDA SHINJI
分类号 G11B20/14;H03L7/08;H03L7/085 主分类号 G11B20/14
代理机构 代理人
主权项
地址