发明名称 PRIORITY ENCODER CIRCUIT HAVING FUNCTION FOR DETECTING CHANGE OF INPUT STATE
摘要 PURPOSE:To detect an input of lower priority at a simple circuit constitution easily, by obtaining an output detecting the reception of the low priority, in a system handling binary information for an electronic computer or the like. CONSTITUTION:When an input data (al) goes to ''1'', an output of output terminals B1, B0 of a priority encoder circuit 1 is unchanged to remain as ''1,1'', an output of the output terminals B1, B0 of a priority encoder circuit 2 is ''1,0'', then an output of an OR circuit 7 goes to ''1'', and the change in the input state is detected surely. That is, since the priority encoder circuits 1, 2 are connected with opposite priority, the encoded output is symmetrical only for a single input data without fail, and the symmetry is lost for plural input data, then the change in the input state is detected by comparing the outputs of the circuits 1 and 2.
申请公布号 JPS58161422(A) 申请公布日期 1983.09.26
申请号 JP19820043120 申请日期 1982.03.18
申请人 MITSUBISHI DENKI KK 发明人 FUJINAGA TAKASHI
分类号 H03M5/04;G06F13/14;H03M7/02 主分类号 H03M5/04
代理机构 代理人
主权项
地址
您可能感兴趣的专利