发明名称 FLOW CHART SYSTEM PROGRAMMABLE CONTROLLER
摘要 PURPOSE:To control almost simultaneously sequence programs of plural sequences which are independent from each other, by constituting so that control programs of each sequence are executed alternately by 1 step each like parallel time division. CONSTITUTION:If the contents of a register counter are ''0'', an address register of a sequence A is designated, and in case of ''1'', an address register of a sequence B is designated. As a result, a user program in a storage device is accessed, and an instruction is read out. If its instruction is an output instruction, the output processing is executed. Also, whether the read-out instruction is a conditional wait instruction or not is decided by a step 206, and if it is a wait instruction, the processing proceeds to a step 207. Whether a wait condition is formed or not is decided by the step 207. In case when the wait condition is formed, the present address is set to an address register, the processing proceeds to a step 214, and in this step, a register counter is stepped forward, the processing is shifted to other sequence processing, and a sequence program is executed.
申请公布号 JPS58155406(A) 申请公布日期 1983.09.16
申请号 JP19820037650 申请日期 1982.03.10
申请人 TATEISHI DENKI KK 发明人 SHIYOUNAKA HISASHI;TATEBAYASHI HIROSHI
分类号 G06F9/45;G05B19/042;G05B19/05 主分类号 G06F9/45
代理机构 代理人
主权项
地址
您可能感兴趣的专利